Relaxed simulated tempering for VLSI floorplan designs | IEEE Conference Publication | IEEE Xplore
IEEE Account
Change Username/Password
Update Address
Purchase Details
Payment Options
Order History
View Purchased Documents
Profile Information
Communications Preferences
Profession and Education
Technical Interests
Need Help?
US & Canada:
+1 800 678 4333
Worldwide:
+1 732 981 0060
Contact & Support
About IEEE
Xplore
Help
Nondiscrimination Policy
Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
© Copyright 2026 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.